Power Quality Parameters Calculation Using FPGA Embedded Parallel Processors in Compliance with the IEC 61000-4-30 Standard
Power Quality Parameters Calculation Using FPGA Embedded Parallel Processors in Compliance with the IEC 61000-4-30 Standard
dc.contributor.author | Luiz, Max M. | |
dc.contributor.author | Duque, Tales F. | |
dc.contributor.author | Almeida, Afonso H. S. | |
dc.contributor.author | Kapisch, Eder B. | |
dc.contributor.author | Silva, Leandro R. M. | |
dc.contributor.author | Lima, Marcelo A. A. | |
dc.date.accessioned | 2022-01-29T02:42:15Z | |
dc.date.available | 2022-01-29T02:42:15Z | |
dc.date.issued | 1/16/2022 | |
dc.description | This work presents the implementation of a power quality (PQ) parameters calculation system based on the use of parallel processors embedded in field-programmable gate array (FPGA). The novelty in the proposal is that the processors used in the FPGA implementation were developed to be automatically customizable, providing hardware resource optimization. The algorithms implemented in each processor follow the guidelines described in the IEC 61000-4-30 standard, for class A equipment. In order to show the effective operation of the implementation, the system was subjected to a functional simulation, using the ModelSim $$^{\circledR }$$ ® software, from the manufacturer Intel $$^{\circledR }$$ ® . A functional prototype was also developed using a Cyclone $$^{\circledR }$$ ® V FPGA evaluation board, to perform practical tests. The experimental results show that the system is able to calculate all parameters according to the requirements specified by the IEC 61000-4-30 standard for class A devices using minimum hardware resources, such as logic elements, memory and DSP blocks. For further analysis, the calculated parameters are then stored in a database based on PostgreSQL $$^{\circledR }$$ ® platform. In order to enable visualizing and analyzing these results, an interactive visualization panel was developed using the Grafana $$^{\circledR }$$ ® platform. | |
dc.description.abstract | ||
dc.identifier.citation | ||
dc.identifier.other | 10.1007/s40313-021-00886-8 | |
dc.identifier.uri | ||
dc.identifier.uri | https://data.tickbase.net/handle/20.500.13086/3940 | |
dc.title | Power Quality Parameters Calculation Using FPGA Embedded Parallel Processors in Compliance with the IEC 61000-4-30 Standard |